



Mechanical data: $A_x=330\text{ }\mu\text{m}$, $A_y=260\text{ }\mu\text{m}$,
 $B_x=B_y=85\text{ }\mu\text{m}$

Schematic and pinning diagram

Chip thickness: a) $138\pm 12\text{ }\mu\text{m}$ on 4" wafer – for KSR-5.0V1U1A .
 b) $470\pm 20\text{ }\mu\text{m}$ on 4" wafer – for KSR-5.0V1U1B.
 c) $655\pm 20\text{ }\mu\text{m}$ on 6" wafer – for KSR-5.0V1U1C.

Scribe Line width - 50 μm .

Top Metal - Pin 1: Al - for wire bonding.

Back side – Pin 2: a) Ti-Ni-Ag for soldering – for KSR-5.0V1U1A .

b) without metallization – for KSR-5.0V1U1B.

c) without metallization – for KSR-5.0V1U1C.

Probing: a) **sampling testing:** no bad dice inking guaranteed good dice quantity $\geq 93\%$

b) **100% testing (if agreed with customer):** wafer mapping data no bad dice inking

Limiting values

Parameter	Symbol	Conditions	Value	Unit
Reverse Stand-off voltage	V_{RWM}	-	5	V
Peak Pulse Power	P_{pp}	$t_p=8/20\text{ }\mu\text{s}$	42*	W
Peak Pulse Current	I_{pp}	$t_p=8/20\text{ }\mu\text{s}$	3*	A
Electrostatic Discharge	V_{ESD}	IEC 61000-4-2, level 4.	>8 (Contact); >15 (Air).	kV
Max.junction temperature	T_j	-	+150	$^{\circ}\text{C}$

Characteristics ($T_a=25^{\circ}\text{C}$)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{BR}	Breakdown voltage	$I_R=1\text{ mA}$	6,0	7,0	-	V
I_R	Reverse leakage current	$V=\pm 5\text{ V}$	-	-	0,9	μA
V_{CL}	Clamping Voltage	$I_{pp}=1.0\text{ A}$, $t_p=8/20\text{ }\mu\text{s}$ $I_{pp}=3.0\text{ A}$, $t_p=8/20\text{ }\mu\text{s}$	-	-	10* 14*	V
C_j	Capacitance.	$V_R=0\text{ V}$, $f=1\text{ MHz}$	-	0,6	0,8	pF

*- For Device testing