



Preliminary, March 2014

## KSR-5,0V4

Low Capacitance TVS Diode Array in wafer form, 4 inch.


**Mechanical date:**  $A_x=1020\mu\text{m}$ ;  $A_y=540\mu\text{m}$ .

**Thickness** –  $138\pm 12\mu\text{m}$ .

**Scribe Line Width** - $60\mu\text{m}$ .

**Pin 1÷5** -Al metallization for wire bonding.

**Pin 2** – Back side. Ti-Ni-Ag for soldering.

**Probing: a) sampling testing:** no bad dice inking;

 guaranteed good dice quantity  $\geq 93\%$ 
**b) 100% testing (if agreed with customer):** wafer mapping data;

no bad dice inking.

Schematic and pinning diagram.

### Limiting values

Parameter	Symbol	Conditions	Value	Unit
Peak pulse power	$P_{pp}$	8/20 uS pulse per diode	300*	W
Peak pulse current	$I_{pp}$	8/20 uS pulse per diode	8,0*	A
Electrostatic Discharge	ESD	IEC 61000-4-2, level 4 (ESD)	>30 (air); >15 (contact)	kV
Max.junction temperature	$T_j$		150	°C

### Characteristics . $T_j=25^\circ\text{C}$ .

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{RWM}$	Reverse Stand-Off Voltage. Pin 5 to 2.		-	-	5,0	V
$I_R$	Reverse leakage current. Pin 5 to 2.	$V_R=+5,0\text{ V}$		-	3,0	uA
$V_{BR}$	Zener diode breakdown voltage. Pin 5 to 2.	$I_Z=1\text{ mA}$	6,1	7,0	8,5	V
$V_F$	Forward voltage	$I_F=15\text{ mA}$	-	-	1,15	V
$V_{CL}$	Clamping Voltage Pins 1, 3, 4, 6 to 2.	$I_{pp}=1\text{ A}$ , $t_{pp}=8/20\text{ uS}$ ; $I_{pp}=5\text{ A}$ , $t_{pp}=8/20\text{ uS}$	-	12,5	14,0* 25,0*	V
$C_{I/O}$	Capacitance to ground. (Pins 1, 3, 4, 6 to 2.)	$V_R=0\text{ V}$ ; $f=1\text{ MHz}$ .	-	1,8	3,0	pF
$C_{I/O-I/O}$	Capacitance Between I/O pins.	$V_R=0\text{ V}$ ; $f=1\text{ MHz}$	-	0,9	-	pF

\* - Preliminary. Only for Device testing.